I. INTRODUCTION

S
INGLE event latchup (SEL) has been identified on a range of various devices based on CMOS technology over the last 30 years [1] - [4] . This phenomenon is inherent to the CMOS technology and can be induced by a radiation particle such as high energy protons, neutrons or heavy ions. The charges deposited by the ion modify the electrical field and can trigger the parasitic bipolar structure which leads to the destruction of the device if the supply is not cut off. With the technology scaling, reduced nodal capacitances and device sizes decrease the amount of charges induced by radiation necessary to modify the electrical field and create a latchup [5] . Moreover, latchup is known to be temperature dependent [4] , [6] , [7] .
The SEL effect is a reliability challenge for the aerospace industry, and microelectronic manufacturers. Both are focused on the reduction of the SEL sensitivity based on layout and/or process optimizations. The modeling of radiation particles induced single event latchup is still a field which is investigated [8] [9] . Main works proposed a static modeling of the latchup Manuscript received July 09, 2014; revised September 08, 2014; accepted October 06, 2014. Date of publication October 29, 2014; date of current version December 11, 2014 .
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based on Spice models [3] , [10] without taking into account the transient voltage variations and the modification of the electrical field induced by the collection of charges generated by the radiation particle. However, a physical modeling of the transient charges collection is essential for a relevant SEE estimation [11] . The aim of this paper is to propose a modeling of the SEL occurrence, induced by a radiation particle, based on coupled physical and electrical simulations and taking into account the device design and the ambient temperature. Some recent works [8] [9] proposed a modeling of a transient latchup based on the injection of a transient current, preliminary calculated by technology computer-aided design (TCAD) simulations, in a spice model [10] . However, this kind of approach has limitations because of long simulation times of TCAD calculations which are antinomic with a Monte Carlo approach.
In this paper, based on a new methodology using the MUlti SCAles Single Event Phenomena Predictive Platform (MUSCA SEP3) [11] and electrical simulations, the latchup occurrence and characteristics are presented and assessed with heavy ion and two photon absorption (TPA) laser experimental measurements from published work [12] for the m technological node.
The last part of this work is focused on the ability of the model to take into account the impact of the ambient temperature on the latchup occurrence.
II. MODELING OF THE SINGLE EVENT LATCHUP PHENOMENOLOGY
A. Principle of the SEL Modeling
The SEL estimation is performed through the MUSCA SEP3 platform, whose the general methodology has been presented in previous papers [13] , [14] . This platform is based on the modeling of mechanisms that occur from the strike of a radiation particle into matter to the error occurrence. It can account for every kind of radiation particles: neutrons, protons, heavy ions, muons, and alpha particles. In this work, a new modeling of single event latchup is developed and presented, as shown in Fig. 1 .
First, the modeling of the charges diffusion accounts for the ambipolar diffusion mechanisms and recombination processes [15] . Second, the physical modeling of the charges collection accounts for the dynamic transport and the multi-charge collection mechanisms, the bias voltage, the layout, the bipolar 0018-9499 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. amplification, the shallow trench isolation (STI) and the fabrication process [15] . The charges collection of each transistor is calculated based on the front-end of line (FEOL) information extracted from the layout (in GDS format) [13] . Next, the transient current calculated by MUSCA SEP3 is injected in an equivalent latchup circuit [3] for a transient electrical simulation with the aim to determine the SEL characteristics and occurrence. The electrical transient simulation of the parasitic circuit is performed by the simulator Spectre provided in the Cadence software [16] .
B. Preliminary TCAD Study
A preliminary study by TCAD simulation is performed with the aim to determine the critical areas and the equivalent volumes of silicon which lead to the SEL occurrence in a CMOS inverter. The simulations have been performed using the Sentaurus Synopsys TCAD software [17] . The following physical models are selected for the calculations: the standard drift-diffusion laws, carrier-carrier-scattering, concentration and field-dependent mobility, velocity saturation of carriers, concentration dependent Shockley-Read-Hall (SRH), the Auger recombination, the band-gap narrowing for high doping regions and lastly the temperature dependent mobility. The TCAD simulations have been performed for various linear energy transfer (LETs) of heavy ions (from 0.5 to 60 MeV cm mg ) and with a range of 10 m. The charges generation in the silicon has been defined at 10 ns. The radial distribution of generated charges is set by a Gaussian profile with a characteristic 0.05 m radius parameter.
The structure is using a p-type silicon substrate doped constantly at cm boron atoms. A deep buried layer is modeled as Gaussian with a peak doping level of cm boron at about m depth. This deeplayer is a standard single-event mitigation technique [18] . Well contacts are located 440 nm from the edge of the device gate, the minimum spacing allowed for the technology. Complementary , the base-well resistance, , the emitter-well resistance, , the collection-well resistance, , the collector-substrate resistance, , the emitter-substrate resistance, and the , the base-substrate resistance. details of the simulated structure can be found in the work of C. A. Dinkins [18] . Fig. 2 (a) presents the simulated TCAD structure shown with potential lines and the electrical potential using a color scale. Fig. 2(b) presents the associated parasitic circuitry of the latchup phenomenon [3] . The simplified CMOS inverter analyzed in this section in based on a m IBM 7RF bulk CMOS technology [19] . The vertical transistor, , is a pnp transistor which is created by the junctions of the source of the p-MOS transistor [ in Fig. 2(a) ], the n-well and the p-substrate of the inverter. The lateral transistor, , is a npn transistor created by the junctions of the n-well, the p-substrate and the source of the n-MOS transistor [ in Fig. 2(a) ]. The current gain of bipolar transistors is related to the base width and the injection efficiency of the emitter-base junction. The base width varies with the design rules and the position of the source relative to the well-substrate junction. This point is taken into account to calibrate the model cards of both bipolar junction transistors (BJTs).
The values of resistances of the parasitic circuit are directly determined from the layout description and taking into account the process (from TCAD data or ITRS hypotheses [18] as presented above).
The methodology is based on the determination of equivalence volumes (defined by the length and the area) of silicon which can be deduced by the analysis of the potential lines as presented in Fig. 2(a) . Based on this analysis, the resistances values of the equivalent latchup circuit [ Fig. 2(b) ] are calculated by the following equations:
(1) (2) where and define the equivalent volumes and and correspond to the mean resistivity and mobility of the volume respectively.
The calculation of resistances values has been validated by TCAD simulations for the specific 0.18 m IBM 7RF bulk CMOS technology as presented in Fig. 3 . This validation step has been performed by the comparison of the holding voltage, i.e., , deduced by the resistances calculation and deduced from the transient latchup current calculated by TCAD simulations:
where is the voltage applied to which triggers the latchup effect, and defines the base-emitter forward bias voltage. The temperature dependence of will be discussed in the last section of this work. The resistances are set as: , the base-well resistance, , the emitter-well resistance, , the collector-well resistance, , the collector-substrate resistance, , the emitter-substrate resistance, and the , the base-substrate resistance. Fig. 3 emphasizes the ability of MUSCA SEP3 to extract the relevant value of equivalent resistances which define taking into account the design of the device, i.e., the SAC width. The SAC width is the distance between the p-MOS and the n-MOS transistor of the inverter cell as illustrated in Fig. 2(a) . This design parameter has been presented because of its impact on the SEL robustness of the inverter cell [12] . Actually, a larger SAC increases the spatial isolation of n-MOS and p-MOS transistors which avoids the interaction of npn and pnp parasitic bipolar transistors. Good agreements between TCAD simulations and MUSCA SEP3 estimations are presented in Fig. 3 for all SAC widths. The error bars correspond to the uncertainty of the mean resistivity induced by doping fluctuations of each equivalent resistance. The assumptions of doping fluctuations have been set about of the average value [15] . Moreover, the extraction methodology used in MUSCA SEP3 allows for taking into account the effects of ambient temperature which are dominating in the SEL occurrence. Fig. 4 shows the evolution of modeled resistances of the parasitic latchup circuit as a function of the temperature. The resistances values have been calculated using (1) and (2) presented previously. The range of investigated temperatures is from 208 to 418 in order to be representative of usual temperatures of the space environment. As expected, the values of each resistance, i.e., , ,
, increase with high temperatures, 50%, 89%, 72%, 97%, 45%, and 44% respectively. Actually, an increase in temperature induces an increase in the equivalent resistances (due to a decrease in mobility) of wells and diffusion regions [13] . The difference of the resistances increase must be due to the difference in the equivalent volume of silicon of each resistance. The consequences of this temperature dependence on the SEL occurrence are presented in the last section of this work.
C. MUSCA SEP3: Transient Latchup Results
The aim of Fig. 5 is to show the ability of MUSCA SEP3 coupled to an electrical simulation of the parasitic circuit to model the electrical steps leading to the SEL occurrence. The latchup transient current, i.e.,
, is induced by a heavy ion with a LET of MeV cm mg in the simplified 0.18 m CMOS inverter from IBM at the room temperature (298 ). This LET is considered in order to be representative to the ion cocktail of the cyclotron facility of the Lawrence Berkeley National Laboratory. The four transient steps are clearly identifiable and correspond to the well known SEL occurrence process [3] . The transient current injected at the electrode, destabilizes the potential applied to the resistance of the parasitic circuit: 1) the transient current leads to increase the voltage and to trigger the vertical pnp transistor; 2) the current increases and triggers the lateral npn transistor; 3) the lateral transistor turns in the saturation region; 4) the vertical pnp transistor is locked and the current rises to the reference latchup current. It is important to note that the computing time for the MUSCA SEP3 simulations is lower than 5 seconds for each ion strike. This point is essential with the aim to propose a SEL prediction (cross section and cartography) of CMOS devices, using a Monte Carlo approach.
In this section, the methodology of the latchup modeling has been presented for an academic case for a 180 nm IBM CMOS TCAD structure. In the next section, the relevance of SEL estimations (cross section and location) is discussed by comparisons with experimental measurements from [12] for a 0.18 m technology of Jazz Semiconductor [20] .
III. COMPARISONS OF SEL OCCURRENCE AND CHARACTERISTICS: EXPERIMENTAL VS. MUSCA SEP3
In this section, the relevance of SEL estimations calculated by MUSCA SEP3 is assessed by comparisons with an experimental heavy ions testing and TPA laser SEL sensitivity maps of a SRAM-like test structure in a 0.18 m CMOS process from Jazz Semiconductor called CA18HD [13] . The CA18HD process is built on bulk (non-epitaxial) wafers and has six layers of aluminum metallization, shallow trench isolation (STI), dual gate oxides with 57 A (physically measured), and V V. The top metallization consists of 2.8 m thick aluminum metallization with 4.5 m design rule pitch enabling integration of compact high Q inductors. The p-well resistance is in parallel with the p-substrate resistance, and therefore reduces the npn emitter/base shunting resistance that allows latchup to occur. The p-substrate doping is cm [20] . The n-and p-wells both extend m beneath the shallow trench isolation and have a peak doping of cm [20] . The design using the minimum source spacing is considered [12] . Based on this process and layout description, the resistances values of the parasitic circuit are extracted and calculated. MeV cm mg to MeV cm mg . Fig. 6 reveals that the calculations and the experimental data of the SEL cross section in saturation region (high LETs) are consistent. Moreover the LET threshold ( MeV cm mg ) is in good correlation with [12] . However, a divergence of the estimation is observed for low LETs. These both points are interesting because they emphasize the importance of a well knowledge of the layout to estimation the SEL sensitivity in saturation while the leak of information of substrate doping levels penalizes the modeling of parasitic bipolar transistors. This divergence for low LETs could be improved with a calibration of the BJT model cards using TCAD simulations if the 2D wells and substrate profiles are provided.
A. Validation of SEL Cross Section Estimations Under Heavy Ion Irradiation
After this quantitative validation of estimations of the SEL sensitivity with MUSCA SEP3, the next section will propose to identify the SEL critical areas of the device.
B. Analyses of SEL Sensitivity Area
One of strong interests of the modeling presented in this work is the ability to propose heavy ion SEL-sensitivity maps of a SRAM-like test structure using the 0.18 m technology described previously, for different LETs, as presented in Fig. 7 . The layout of and source implants is depicted by pink areas with dark blue edges (For interpretation of the reference to color in the figure, the reader is referred to the web version of this article). The top and bottom contacts correspond to n-well and p-well contacts. In Fig. 7(c) each green dot or red square represents a strike location where the heavy ion is able to trigger SEL, with a LET of MeV cm mg and MeV cm mg respectively. For a very high LET, i.e., MeV cm mg , 83% of the inverter cells is susceptible to SEL. Moreover, for lower LET values, the critical area of the inverter can be identified: the n-well / p-substrate junction region is the most sensitive to SEL. This result is consistent with the TPA map [ Fig. 7(b) ] from [12] , which identifies the n-well / p-substrate depletion region as the main sensitive area for the design using minimum source spacing. In Fig. 7 , it is interesting to note that the cell close to the n-well and p-well contact are immune to SEL due to the maintain of the well potential which avoids the trigging of the parasitic bipolar structure. This effect is modeled by the resistances and which define the trigging voltage and holding voltage .
IV. MODELING OF THE LATCHUP SENSITIVITY DEPENDENCE TO THE TEMPERATURE In this last section, the impact of the temperature on the latchup sensitivity is modeled and discussed. SEL has been revealed to be temperature dependent [4] - [7] . High temperatures lead to increase in SEL sensitivity of the device. For this reason, this is essential to take into account the temperature dependence with the aim to propose a relevant and useful SEL estimation. Fig. 8 illustrates the temperature dependence of the latchup transient current in the m CMOS structure. At the temperature of 208 (triangles) the device is SEL free, while up to 368 (squares and dots) the latchup is trigged and held. Thus, the high temperatures increase the SEL susceptibility of the device which is in good correlation with [4] .
Two main reasons can explain this sensitivity trend. First, as presented in Fig. 4 , the value of resistances decreases with low temperatures. Thus, the holding voltage is changed. However, if only the effect of temperature on the silicon resistance is taken into account, will grow, that is not in good correlation with the sensitivity trend [4] . For this reason, the impact of temperature on the forward bias voltage of base-emitter junction, , and on the current gain, , of parasitic bipolar transistor must be considered. The current gain of the bipolar transistor increases with the temperature as presented in [5] . An increase in temperature leads to reduce the forward bias voltage of the base-emitter junction, i.e., , used in equation (4), of the npn (back squares) and pnp (red dots) parasitic bipolar transistors, as shown in Fig. 9 . This decrease in leads to decrease the potential barrier needed (generated by the collection of charges induced by the heavy ion) to trigger and hold the parasitic transistors.
As shown in previous section, one of strong interests of the modeling is the ability of MUSCA SEP3 to propose SEL-sensitivity maps. Actually, this point leads to identify the critical areas and propose some guidelines to designers, with the aim to improve the layout of the logic cells and reduce the latchup occurrence. Fig. 10 presents the SEL sensitivity maps depending on the temperature for a heavy ion with a LET of around MeV cm mg . The simulations are performed for the same 0.18 m simplified CMOS inverter whose the layout is presented in Fig. 10(a) . As previously, the layout of and source implants is depicted by pink areas with dark blue edges. (For interpretation of the reference to color in the figure, the reader is referred to the web version of this article.) The SEL sensitivity areas of the device are estimated at 268 and 418 , in Fig. 10(b) and Fig. 10(c) respectively. The effect of temperature on the sensitive area leads to increase with higher temperatures. An increase in temperature (from 268 to 418 ) induces an increase in 21% of the sensitive area. It is interesting to note that no SEL has been observed in the calculations at 208 .
V. CONCLUSION
This work presents a SEL modeling based on physical simulations performed by MUSCA SEP3 and electrical simulations. This approach leads to use the layout description and process information (from TCAD, design or ITRS hypotheses) of the CMOS inverter cell to extract the characteristics of the parasitic circuitry. This approach leads to propose estimations of SEL susceptibility as well in terms of cross section, as sensitivity mapping. The latchup transient response is calculated and compared with heavy ion and TPA experimental measurements for a 0.18 m technological node.
The good agreements are shown as well in terms of latchup current and electrical steps leading to the SEL occurrence. Complementary comparisons of heavy ion SEL cross section and sensitivity areas for TPA irradiation are presented and assessed.
The ability of the model to take into account the temperature impact on the SEL sensitivity is also presented and discussed.
This work will be helpful for investigating and validating the scaling perspectives of the SEL sensitivity beyond 65 or 45 nm. Actually it appears that the continuous reduction of the product of the current gain of parasitic bipolar transistors indicates an increase of the intrinsic process latchup robustness as technology scale.
Based on this work and previous works, the MUSCA SEP3 platform has the ability to propose a deeper estimation to design and semiconductor manufacturers of SEE sensitivity during the development step of a circuitry. The prediction tool leads to anticipate the SEE improvements of penalties as a function of the design as well in terms of soft error, i.e., SET and SEU susceptibility, but also in term of SEL susceptibility.
